I. INTRODUCTION VOLUTION of CMOS technology into the submicron
E region has made possible the integration of more and more digital signal processing systems on a single VLSI chip. However, the interfaces of the system to the external world will remain in the analog signal domain. The advantages of embedding these analog-to-digital and digital-to-analog interfaces on the digital system chip are evident. This paper describes an analog-to-digital converter in standard digital CMOS technology, capable of converting full scale analog input signals with a frequency up to 75 MHz. This high analog input bandwidth is achieved due to an improved folding architecture.
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in a folding system is determined by the folding factor of the A/D converter. A high folding factor results in a low number of comparators, but on the contrary, it lowers the maximum input signal frequency of the A/D converter. In [4] , a folding architecture has been combined with an input track-and-hold amplifier, overcoming this bandwidth limitation in folding A/D converters.
The presented folding A/D converter incorporates a distributed track-and-hold operation embedded in the analog folding preprocessing. Distribution of the track-and-hold function leads to an accurate and simple overall system implementation. Maximum frequency of a full-scale analog input signal equals 75 MHz. Clock frequency is 80 MHz at a power dissipation of 80 mW from a 3.3 V supply voltage.
First the distributed track-and-hold folding architecture will be discussed. Special attention will be given to the design of the track-and-hold input gain stage. In Section IV the realized CMOS circuit implementation is described. Measurement results of the A/D converter will be given in Section v. Finally, conclusions on this design will be drawn in Section VI.
DISTRIBUTED TRACK-AND-HOLD FOLDING ARCHITECTURE
In several publications, the advantages of a general folding A D converter architecture have been demonstrated [ 1]- [7] . In many ways, the comparison of a folding architecture with a full-flash AD converter architecture is justified. However, most drawbacks of a full-flash converter have been eliminated. Fig. l(a) shows a standard implementation of a folding A D converter. It consists of a parallel operating coarse flash converter and a fine flash converter. The coarse flash converter directly quantizes the input signal, whereas the fine flash converter is preceded by the analog folding preprocessing.
The folding preprocessing generates one or more folding signals, which are a function of the input signal. In [5] it is described that the number of folding signals needed in the A D converter can be interchanged to the number of voltage levels that need to be distinguished per folding signal. As an example, a 5-b fine resolution can be realized by detection of 31 voltage levels in only one folding signal [ Fig. l(b) ]. The same fine resolution can be achieved by detection of only one voltage level in each of 32 folding signals [ Fig. l(c) ]. In a differential folding system only the zero crossings of the folding signals have to be detected. Implementation of a zerocrossing detection system is more robust than a voltage level detection system. The latter system needs an accurate matching 0018-9200/96$05.00 0 1996 IEEE of the full scale fine reference with the different coarse levels. The interpolation operation in a zero-crossing detection system automatically adjusts the full scale fine reference to the different coarse levels. As long as the comparators can determine the sign of a folding signal, the shape of the signal is of less importance. The locations of the zero crossings in the folding signals determine the code transitions in the input range of the A/D converter.
In the presented A/D converter, 32 folding signals are generated with eight zero crossings in the input range of the A D converter each, giving a total number of 8 x 32 = 256 zero crossings. This provides an 8-b quantization of the input signal. One of the folding signals represents an analog version of the MSB-2 bit and can directly be used for the coarse encoding of the output bits. The partitioning of coarse and fine bits (three coarse bits, five fine bits in this A D converter) is a tradeoff between the number of comparators required and the complexity of the analog folding preprocessing.
The bandwidth realized in the folding preprocessing (BWfold) will be the limiting factor with respect to the maximum input signal frequency that can be achieved. This is exacerbated by the effect that the folding preprocessing acts like an amplitude dependent frequency multiplier. For a sinusoidal input signal, it can be derived that the maximum input signal frequency fin, of the AID converter equals
in which FF is the folding factor. The folding factor determines the number of zero crossings in a single folding signal. In this A D converter a folding factor of eight is used. Fig. l(c) . Additionally, the coarse flash converter also operates from the output signals of the input track-and-hold gain stages via an analog coarse preprocessing block.
Comparing the distributed track-and-hold folding architecture to the common folding architecture with single track-andhold amplifier in front, the improvements made are twofold.
The demands on the distributed track-and-hold function in the input gain stages are much less severe than the demands on a single track-and-hold amplifier in front of the A/D converter. In Table I , both systems are compared on some important design parameters. Apart from the increased complexity of clock switching, the distributed track-and-hold folding architecture is favorable for all design parameters. * Due to the gain in the track-and-hold stages, requirements to the folding preprocessing become more relaxed. Offset requirements in the folding circuitry may be relaxed by a factor equal to the gain in the input stages. Furthermore, the analog coarse preprocessing will show (the same) settling behavior. Therefore, synchronization problems between coarse and fine flash converters will not occur. By addition of a set of track-and-hold input gain stages, a costly single track-and-hold amplifier is no longer required and the folding preprocessing circuitry can be implemented more simply. The major limitation to the overall performance of the A/D converter is now found in the performance of the set of input track-and-hold gain stages. In the next section, an analysis of the influence of the behavior of the track-and-hold gain stages on the A/D converter performance will be given.
DESIGN CONSIDERATIONS FOR THE TRACK-AND-HOLD GAIN STAGES
The influence of the performance of the input gain stages will be analyzed with respect to two topics. First, the influence of feedthrough on the reference ladder will be discussed. Second, the relation between gain stage nonlinearity and A/D converter performance will be derived.
In Fig. 3 a standard implementation for the input gain stage is given. As shown in Fig. 2(b) , one of the inputs of the gain stage is connected to the input voltage while the other input is connected to a tap of the resistor reference ladder. The gatesource capacitances of the NMOS transistors in the input gain stage couple the input signal to the reference ladder, which results in deterioration of the reference voltages [ Fig. 4(a) ]. Since the reference voltage determines the location of the zero crossing generated by the input gain stage, this will result in distortion in the A/D converter. In Fig. 4(b) a model is given to calculate the maximum allowed reference ladder resistance for a given shift in the reference voltages [6] . In this model the total ladder resistance R has been divided into four sections of R/4 each. The total coupling capacitance of the set of input gain stages is given by C, and has been divided into five capacitors in this model. Capacitance C is formed by the sum of the capacitances [ Fig. 4(a) ] of all input gain stages. Since the number of active input gain stages is input voltage dependent, this also accounts for C.
It is assumed that the feedthrough at nodes rejlow and rejhigh is negligible due to proper decoupling. Maximum feedthrough will occur on the mid node, with a feedthrough 
If it is assumed that a << 1, (2) can be simplified to The required reference ladder resistance for given feedthrough is now defined by (4) in which 4 is the feedthrough in LSB and n the resolution of the A/D converter in number of bits. As an example, if a coupling capacitance C = 1 pF is assumed, a maximum feedthrough of 1 LSB in an 8-b converter at 10 MHz input signal frequency requires a reference ladder resistance of 500 62. External decoupling of the middle tap of the reference ladder will reduce the requirement for the ladder resistance by a factor four.
As a second topic related to the input gain stages, the influence of the nonlinear transfer function of the gain stages on the integral nonlinearity of the A/D converter will be discussed. In Fig. 2(c) it has been shown that each of the input gain stages is responsible for 16 code transitions of the A/D converter. Between the output signals of adjacent gain stages, 15 codes (zero crossings) will be generated via interpolation in the folding preprocessing. Therefore, the linearity of the transfer function of the input gain stages has to be guaranteed over 1/16 of the input range. However, zero crossings generated by interpolation will shift due to the nonlinear transfer function of the input gain stages as shown in Fig. 5(a) . For the gain stage shown in Fig. 3 in the active region of the differential pair, the output voltage can In order to determine the integral nonlinearity error of the A/D converter due to the nonlinearity of the input gain stages, interpolation between transfer functions according to ( 5 ) has to be considered. The difference between a linearly interpolated zero crossing and a zero crossing which is generated via nonlinear interpolation has to be analyzed. It can be derived that the integral nonlinearity error SINL due to the nonlinear Analog bandwidth of the input gain stages will determine the overall analog input bandwidth and high frequency performance of the A/D converter and therefore has to be large (600 MHz). The differential track-and-hold function is implemented with transmission gates TG1 and TG2 and hold capacitors CHI and C H~. These hold capacitors are implemented by using gate capacitances of transistors. As shown in Fig. 7 (b), when the CLK signal level is low, the circuit operates in track mode. At the rising edge of CLK, the hold mode is initiated. Since the folding preprocessing is a zero-crossing detection system, at any moment only two input gain stages contain relevant information about the signal level to be converted. Furthermore, all 19 output signals of the gain stages have the same common mode level. Effects such as input dependent charge injection and on-resistance of the transmission gates are of minor importance to the system performance. An overview of the advantages of the distribution of the track-and-hold operation compared to a single track-and-hold circuit is given in Table I . Due to these advantages, the individual track-andhold circuits can have this straightforward implementation.
The output signals of ip0 . . . zpI8 (Fig. 6 ) are connected with a parallel operating coarse converter and an eight-times folding, 16-times interpolating fine converter. The circuit implementation of folding blocks FE1 and FB2 is given in Fig. 8(a) . The cross-coupled differential pair structure is comparable to the implementation given in are the output signals of ip0, ip2, ip4, ... , ip16 and in case of FB2 these input signals are the output signals of i p l , ip3, ip5, . . . , ip17. The folding block performs a combination of the nine separate input edges into a single folding signal. Due to the gain in the input stages, offsets in the differential pairs of the folding blocks have only limited impact. Small transistors can be used, so total capacitance at the output nodes of the folding blocks is limited. A large bandwidth in the folding preprocessing is ensured. This results in a fast settling of the folding preprocessing when switched into the hold mode. Two interpolating folding blocks iFBl and iFB2 (Fig. 6 ) generate a third and fourth folding signal. Comparing these interpolating folding blocks to FBI and FB2, the differential pairs are replaced by active interpolating differential pair circuits, as shown in Fig. 8(c) . The output current 11 -12 of this four NMOS structure is a function of both input signals ina and inb. The devices are scaled to have an equal current density compared to the differential pairs in folding blocks FB1 and FB2. In the output current, a zero crossing is realized in between the zero crossings of the two input signals. Compared to resistive interpolation, this active interpolation has the advantage that the gain of the input cells is maintained, in contrast to interpolation with a resistive interpolation network [IO] . Due to the implementation of the two interpolating folding blocks, the number of input trackand-hold stages i p could be limited to only 19. Clearly, this yields a power saving, but additionally it results in a low input capacitance of the A/D converter (2 pF). Folding blocks FB1, FB2 and iFB1, iFB2 have an additional two-times gain and this gives a large LSB voltage of 50 mV at the outputs of the (interpolating) folding blocks.
In an 8-b eight-times folding system, 32 folding signals are necessary for the fine conversion. From the folding signals generated in the four folding blocks, an additional 28 folding signals are generated by eight-times resistive interpolation. In Fig. 9 a differential implementation of resistive interpolation is shown. NMOS source followers are used to drive the resistor ladder. Between the differential output voltages of two adjacent folding blocks (Vfoldl, Vfold2), the additional folding signals 1 7 ' 1 __ 7 are generated. An advantage of resistive interpolation over current interpolation is that it is more power efficient. Each of the 32 folding signals has eight zero crossings over the input range of the A/D converter, resulting in a total number of 256 zero crossings, providing an 8-b quantization of the input signal. This is in accordance with Fig. l(c) , showing the transfer of an analog folding preprocessing circuit. The analog coarse preprocessing circuit generates analog versions of the MSB bit, MSB-1 bit and signals to detect overflow and underflow conditions. All of these signals are generated by means of combination of output signals of the track-and-hold input gain stages. The output signal of ip9 represents the analog MSB signal. The analog MSB-1 signal combines the output signals of zp5, ip9, and ip13. One of the folding signals represents an analog version of the MSB-2 bit, which completes the required information for coarse quantization of the input signal.
The folding signals and coarse bit information are both digitized by master-slave comparators. An implementation of the master part of the comparator is given in Fig. 10 . With a high CLK signal level, the master comparator is in its preamplification phase. The gain of the comparator in this clock phase, Vq/VcOmp, is determined by the transconductance A major performance issue of a comparator is the bit error rate (BER), the possibility of a metastable state during the latch phase [8] . The BER is favored by a large comparator unity gain bandwidth and so a large transconductance of latch pair transistors N7, N8. Due to the gain in the comparator during the preamplification phase and the large gain in the input track-and-hold gain stages and folding preprocessing, offsets in transistors N7 and N8 are not critical. Therefore, small transistors with minimum gate length can be used. The low metastability probability in the comparators has resulted in 
V. MEASUREMENT RESULTS
The A/D converter has been designed in a 0.5-pm singlepoly, triple-metal standard digital CMOS technology. A micrograph of the chip is shown in Fig. ll . Active chip area is 0.3 mm2. This chip size can be realized, since the critical parts of the A/D converter with respect to transistor mismatch are the 19 input gain stages only. Small transistors can be used in the rest of the analog part of the A/D converser. Supply voltage of the chip is 3.3 V. At the maximum clock frequency of 80 MHz, power dissipation is 80 mW. This includes the digital circuitry and the reference ladder power dissipation. Linearity measurements and dynamic measurements are done with a digital test setup. In Fig. 12 both the integral and differential nonlinearity of the A D converter are given for a low frequency input signal. Fig. 13 shows the signal-to-noise ratio (SNR) and effective number of bits (ENOB). Measurements were done at the maximum clock frequency of 80 MHz. The BER was measured by applying a low amplitude input signal around the MSB transition. The occurrences of bit errors can be identified with an exnor operation on the MSB and MSB-1 bit. The measured BER can be found in Table 11 , giving an overview of the specifications of the A/D converter.
VI. CONCLUSIONS
An extension of the folding A D converter architecture with a distributed track-and-hold input preprocessing has been designed. It has been shown that this extension leads to an improved system architecture. The analog bandwidth limitation generally encountered in folding A D converters has been conquered. Furthermore, it has been made clear that distribution of the track-and-hold operation instead of a single track-and-hold amplifier at the input of the A/D converter is advantageous for realization of a high-performance trackand-hold function. Additionally, this distributed track-and-hold input processing relaxes the constraints to the implementation of the analog folding preprocessing and coarse preprocessing.
The A/D converter achieves a maximum full-scale analog input signal bandwidth of 75 MHz, with a small signal -3 dB bandwidth of 600 MHz. Limiting factor to the dynamic performance is harmonic distortion. Maximum clock frequency is 80 MHz. From a 3.3-V supply voltage, power dissipation equals 80 mW. Active chip area is limited to 0.3 mm2.
